Low Power High Performance Sequential Logic Design: Low Power Optimization - Neha Arora - Kirjat - LAP LAMBERT Academic Publishing - 9783659142055 - keskiviikko 6. kesäkuuta 2012
Mikäli Kansi ja otsikko eivät täsmää, on otsikko oikein

Low Power High Performance Sequential Logic Design: Low Power Optimization

Neha Arora

Hinta
₩ 72.050

Tilattu etävarastosta

Arvioitu toimitus ke - to 13. - 21. elo
Lisää iMusic-toivelistallesi
Eller

Low Power High Performance Sequential Logic Design: Low Power Optimization

Latches and flip-flops have a direct impact on power consumption and speed of VLSI systems. Therefore study on low-power and high performance latches and flip-flops is inevitable. In this book we delve into the details of TSPC pulsed latch design and optimization for low power. The proposed circuit uses MTCMOS technique resulting in significant energy savings. This proposed circuit outcomes existing designs and shows the best result. The leakage power is reduced by using best technique among all run time techniques viz. MTCMOS. Thereby comparison of different conventional flip-flops and TSPC flip-flop in terms of power consumption, propagation delays and product of power consumption and propagation delay with SPICE simulation results is calculated. This book also enumerates low power, high-speed design of D flip-flop. It presents technique to minimize subthreshold leakage power as well as the power consumption of the CMOS circuits. The proposed circuit in this book shows a design for D flip flop to increase the overall speed of the system as compared to other circuits. This technique allows circuit to achieve lowest power consumption

Media Kirjat     Paperback Book   (Kirja pehmeillä kansilla ja liimatulla selällä)
Julkaisupäivämäärä keskiviikko 6. kesäkuuta 2012
ISBN13 9783659142055
Tuottaja LAP LAMBERT Academic Publishing
Sivujen määrä 96
Mitta 150 × 6 × 226 mm   ·   161 g
Kieli German  

Näytä kaikki

Lisää tuotteita Neha Arora